

DESCRIPTION

HIGH FREQUENCY HEATING APPARATUS

5 TECHNICAL FIELD

[0001]

The present invention relates to a high frequency heating
apparatus using a magnetron such as a microwave oven. More
specifically, the present invention is directed to an inverter
10 circuit of such a high frequency heating apparatus.

BACKGROUND ART

[0002]

Since conventional power supplies mounted on high frequency
15 heating apparatus have been made heavy and bulky, these
conventional power supplies are desired to be made compact and
light weight. As a result, various technical ideas capable of
manufacturing these power supplies in compact, light weight and
low cost have been actively progressed in such a way that these
20 power supplies are constructed in switching modes. In high
frequency heating apparatus which cook food products by using
microwaves generated by magnetrons, various needs capable of
making power supplies compact and in light weight have been
requested, which are employed so as to drive magnetrons. These
25 needs could be realized by switching-type inverter circuits.

[0003]

Among these switching type inverter circuits, more

specifically, a high frequency inverter circuit which is directed by the present invention corresponds to a resonant type circuit system with employment of two switching elements which construct bridge circuits (refer to, for example, JP-A-2000-58252.

5 [0004]

When a 1-transistor type inverter (width ON/OFF-control type inverter) is arranged, a withstanding voltage between a collector and an emitter of this transistor requires approximately 1000 V. However, when a 2-transistor type inverter having a bridge
10 circuit is arranged, withstanding voltages between collectors and emitters of these transistors are not required to be so high withstanding voltages. As a result, if the inverter circuit is constructed of the bridge circuit arrangement, then the withstanding voltages between the collectors and the emitters
15 of these transistors may be lowered to approximately 600 V. Accordingly, there is such a merit that low-cost transistors may be used in these transistor inverters. In this sort of inverter, while a resonant circuit is constituted by an inductance "L" and a capacitance "C", this inverter owns such a resonance
20 characteristic as represented in Fig. 1, in which a resonant frequency "f0" is defined as a peak.

[0005]

Fig. 1 is a graphic diagram for representing a current-to-used frequency characteristic in the case that a
25 constant voltage is applied to an inverter resonant circuit according to the present invention.

A frequency "f0" corresponds to a resonant frequency of

an LC resonant circuit of the inverter circuit, and a current-to-frequency characteristic curve "I1" of a frequency range defined from "f1" to "f3", which is higher than this resonant frequency "f0" is utilized.

5 At the resonant frequency "f0", a current I1 becomes maximum, and in connection with an increase of the frequency range from f1 to f3, this current I1 is decreased. Within the frequency range defined from f1 to f3, the lower the frequency is decreased, the closer the frequency is approached to the resonant frequency
10 f0, so that the current I1 is increased. As a result, a current flowing through a secondary winding of a leakage transformer is increased. Conversely, the higher the frequency is increased, the further the frequency is separated apart from the resonant frequency f0, so that the current I1 is decreased. As a result,
15 the current flowing through the secondary winding of the leakage transformer is decreased. In the inverter circuit for driving a microwave oven which functions as a non-linear load, since this frequency is varied, power of the microwave oven is changed.

As will be explained later, in the case that an input power
20 supply for a microwave oven using a non-linear load of a magnetron corresponds to an AC source such as a commercial power supply, the microwave oven causes a switching frequency to be changed.

As to respective high frequency power of a microwave oven, the highest frequency appears at temperatures of approximately
25 90 degrees and about 270 degrees. For instance, when the microwave oven is operated at 200 W, the operating frequency is approached to f3; when the microwave oven is operated at 500 W, the operating

frequency is lower than f_3 ; and when the microwave oven is operated at 1000 W, the operating frequency is further lower than f_3 . Apparently, since either an input power control or an input current control is carried out, this frequency may be changed in accordance
5 with changes as to voltages of a commercial power supply, temperatures of the microwave oven, and the like.

Also, in the vicinity of 0 degree and 180 degrees of phases of the above-described power supply voltage, since the operating frequency of the magnetron is set near the frequency " f_1 " which
10 is close to the resonant frequency " f_0 " where the resonant current is increased in correspondence with such a characteristic of a magnetron that if a high voltage is not applied thereto, then this magnetron is not resonated in a high frequency, a boosting ratio of the voltage applied to the magnetron to the voltage of
15 the commercial power supply is increased, and also, the phase width of the commercial power supply is set to be widened, by which electromagnetic waves are produced from the magnetron.
[0006]

Fig. 2 shows an example of a resonant type high frequency
20 heating apparatus operated by switching elements of a two-element bridge circuit, which is described in JP-A-2000-58252. In Fig. 2, the high frequency heating apparatus has been arranged by a DC power supply 1, a leakage transformer 2, a first semiconductor switching element 6, a first capacitor 4, a second capacitor 5,
25 a third capacitor (smoothing capacitor) 13, a second semiconductor switching element 7, a driving unit 8, a full-wave doubler rectifying circuit 10, and a magnetron 11.

The DC power supply 1 rectifies an AC voltage of a commercial power supply in a full-wave rectification mode to produce a DC voltage VDC, and then, applies the DC voltage VDC to a series circuit constituted by the second capacitor 5 and a primary winding 3 of the leakage transformer 2. While the first semiconductor switching element 6 has been series-connected to the second semiconductor switching element 7, the series circuit constituted by the primary winding 3 of the leakage transformer 2 and the second capacitor 5 has been connected parallel to the second semiconductor switching element 7.

[0007]

The first capacitor 4 has been connected parallel to the second semiconductor switching element 7. An AC high voltage output generated from a secondary winding 9 of the leakage transformer 2 has been converted into a DC high voltage by the full-wave doubler rectifying circuit 10, and then, this DC high voltage has been applied between an anode and a cathode of the magnetron 11. A thirdly winding 12 of the leakage transformer 2 supplies a current to the cathode of the magnetron 11.

[0008]

The first semiconductor switching element 6 has been constituted by an IGBT (Insulated Gate Bipolar Transistor) and a flywheel diode connected parallel to the IGBT. Similarly, the second semiconductor switching element 7 has been constituted by an IGBT and a flywheel diode connected parallel to the IGBT.

As apparent from the foregoing description, both the first and second semiconductor switching elements 6 and 7 are not limited

only to the above-explained sort of semiconductor switching element, but a thyristor, a GTO (Gate Turn Off) switching element, and the like may be alternatively employed.

[0009]

5 The driving unit 8 contains an oscillating unit which is used so as to produce drive signals for driving the first semiconductor switching element 6 and the second semiconductor switching element 7. While this oscillating unit oscillates the drive signals having predetermined frequencies and duty ratios,
10 the driving unit 8 has applied these drive signals to the first semiconductor switching element 6 and the second semiconductor switching element 7.

 The first semiconductor switching element 6 and the second semiconductor switching element 7 are alternately driven, or are
15 driven by providing such a time period during which both the first and second semiconductor switching elements 6 and 7 are commonly turned OFF, namely by providing a dead time by employing a dead time forming means (will be explained later).

 Although this dead time will be described in detail, just
20 after any one of the first and second semiconductor switching elements 6 and 7 has been turned OFF, a voltage across the terminals of the other semiconductor switching element is high. As a result, if the other semiconductor switching element is turned ON at this time, then an excessively large current having a spike shape may
25 flow through this turned-ON switching element, so that unwanted loss and undesirable noise may be produced. However, since this turn-ON operation may be delayed until the high voltage across

the switching element is decreased to approximately 0 V, the above-described loss and noise may be prevented. Apparently, a similar operation may be carried out when the switching element opposite to the above-described switching element is turned OFF.

5 [0010]

Fig. 3 indicates respective modes in which the circuit of Fig. 2 is operated.

Also, Fig. 4 shows a voltage and current waveform diagram as to components such as semiconductor switching elements employed
10 in the circuit.

In the drawing, in a mode 1 of Fig. 3(a), a drive signal is supplied to the first semiconductor switching element 6. At this time, a current flows from the DC power supply 1 through both the primary winding 3 of the leakage transformer 2 and the
15 second capacitor 5.

[0011]

In a mode 2 of Fig. 3(b), the first semiconductor switching element 6 is turned OFF, and the current which has flown through the primary winding 3 and the second capacitor 5 starts to flow
20 along a direction to the first capacitor 4, and at the same time, the voltage of the first semiconductor switching element 6 is increased.

[0012]

In a mode 3 of Fig. 3(c), the voltage of the first capacitor
25 4 is directed from VDC to zero V. In the mode 3, the voltage across both the terminals of the first capacitor 4 is reached to zero V, so that the diode which constitutes the second switching

element 7 is turned ON.

[0013]

In a mode 4 of Fig. 3(d), since the direction of the current is inverted which has flown through the primary winding 3 and the second capacitor 5 due to the resonant phenomenon, at this time, the second semiconductor switching element 7 must be turned OFF. In the time periods of the modes 2, 3, and 4, the voltage of the first semiconductor switching element 6 becomes equivalent to the DC power supply voltage VDC. In such a region as Europe where an effective value as to a commercial power supply voltage is 230 V, since a voltage peak becomes root 2 times higher than the effective voltage, a DC power supply voltage VDC becomes near equal to 325 V.

[0014]

In a mode 5 of Fig. 3(e), the second semiconductor switching element 7 is turned OFF, and the current which has flown through the second capacitor 5 and the primary winding 3 starts to flow along a direction to the first capacitor 4, so that the voltage of the first capacitor 4 is increased up to the VDC.

[0015]

In a mode 6 of Fig. 3(f), the voltage of the first capacitor 4 is reached to the voltage VDC, and thus, the diode which constitutes the first semiconductor switching element 6. Since the direction of the current is inverted which has flown through the primary winding 3 and the second capacitor 5 due to the resonant phenomenon, at this time, the first semiconductor switching element 6 must be turned ON, which constitutes the mode

1. In the time periods of the modes 1 and 6, the voltage of the second semiconductor switching element 7 becomes equivalent to the DC power supply voltage VDC.

In accordance with this circuit arrangement, a maximum value
5 as to the voltages applied to both the first semiconductor switching element 6 and the second semiconductor switching element 7 can be set to the DC power supply voltage VDC.

[0016]

Both the mode 2 and the mode 5 correspond to such a resonant
10 period during which the current flown from the primary winding 3 may flow through the first capacitor 4 and the second capacitor 5. Since a capacitance value of the first capacitor 4 has been set lower than, or equal to 1/10 of a capacitance value of the second capacitor 5, a combined capacitance value becomes nearly
15 equal to the capacitance value of the first capacitor 4. The voltages applied to the first semiconductor switching element 6 and the second semiconductor switching element 7 in the modes 3 and 5 are changed based upon a time constant which is determined by this combined capacitance value and an impedance of the leakage
20 transformer 3. Since this voltage change owns such an inclination which is determined based upon the above-explained time constant, the switching loss occurred when the first semiconductor switching element 6 is turned OFF in the mode 3 may be reduced.

[0017]

25 Moreover, in the mode 5, since the voltage becomes zero, when the first semiconductor switching element 6 is turned ON in the mode 1, the voltage applied to the first semiconductor

switching element 6 becomes zero, so that the switching loss of the first semiconductor switching element 6 can be reduced when this switching element 6 is turned ON. This is referred to as a "zero voltage switching" operation, and these items are features of the resonant circuit system. The present system utilizes these features, and owns such a merit that a voltage of a semiconductor switching element does not become higher than, or equal to the DC power supply voltage VDC. As shown in Fig. 4, the capacitance value of the second capacitor 5 has been set to a sufficiently large capacitance value in such a manner that the voltage of this second capacitor 5 contains a small ripple component.

[0018]

On the other hand, as shown in Fig. 2, in such an inverter circuit that the series connection circuit constructed of the first and second switching elements 6 and 7 has been connected parallel to the DC power supply 1 and the arm has been constituted by two switching elements, since the ON/OFF operations of the first and second semiconductor switching elements 6 and 7 are alternately repeated, the high frequency AC voltage is generated in the primary winding 3 of the leakage transformer 2, and then, the high frequency high voltage is induced in the secondary winding 9. Such an instantaneous time period during which both the first and second semiconductor switching elements 6 and 7 are turned ON at the same time is not completely provided. This is because the shortcircuit of the DC power supply 1 may occur.

[0019]

Under such a circumstance, conventionally, a time period

(will be referred to as "dead time" and will be abbreviated as "DT") has been necessarily provided, during which both the first and second switching elements 6 and 7 are not turned ON after any one of the first and second semiconductor switching elements 5 6 and 7 has been turned OFF until the remaining semiconductor switching element is turned ON.

[0020]

Now, the dead time (DT) will be explained with reference to Fig. 4. Fig. 4 indicates voltage waveforms and current 10 waveforms as to the first and second semiconductor switching elements 6 and 7 (Fig. 2), and the first and second capacitors 4 and 5 (Fig. 2) in the above-explained respective modes 1 to 6.

In Fig. 4, (a) shows a current waveform of the first 15 semiconductor switching element 6 in the above-explained respective modes 1 to 6. The first semiconductor switching element 6 which had been conducted from a time instant "t0" (accordingly, voltage between emitter and collector of first semiconductor switching element 6 becomes zero in (b) of Fig. 20 4) has been turned OFF (namely current becomes zero) at an ending time instant "t1" of the mode 1.

On the other hand, (d) shows a voltage waveform of the second semiconductor switching element 7. The second semiconductor switching element 7 which has been turned OFF from the time instant 25 "t0" is continued to be turned OFF until a starting time instant "t2" of the mode 3 in which an ON signal is applied.

As a consequence, in a time period "DT1" defined from the

time instant "t1" up to the time instant "t2", both the first semiconductor switching element 6 and the second semiconductor switching element 7 are commonly turned OFF.

5 This time period DT1 corresponds to a minimum value which is required for the dead time. A maximum value of the dead time corresponds to a time period defined from the time instant t1 up to the time instant t3. Thus, the dead time is allowed within this time range.

10 Similarly, such a time period "DT2" corresponds to a minimum value which is required for the dead time. This time period "DT2" is defined by that after the second semiconductor switching element 7 is turned OFF (namely, current becomes zero) at a time instant "t4" (see (c) of Fig. 4), until an ON signal is applied to the first semiconductor switching element 6 at a starting time
15 instant "t5" of the mode 6 as represented in (a) of Fig. 4. A maximum value of the dead time corresponds to such a time period from the time instant "t4" up to a time instant "t6". Thus, the dead time is allowed within this time range.

[0021]

20 In the conventional 2-transistor type inverter circuit, these dead times "DT" have been defined as the time period "DT1" and the time period "DT2" in such a manner that such a time range is calculated where the turn-ON and turn-OFF operations of the first semiconductor switching element 6 are not overlapped with
25 those of the second semiconductor switching element 7. These time periods DT1 and DT2 have been calculated as fixed values.

DISCLOSRE OF THE INVENTION

PROBLEM TO BE SOLVED BY THE INVENTION

[0022]

As will be explained later, in the case of an inverter circuit
5 for a microwave oven, however, when the inverter circuit is driven
in a range of a high frequency, a time duration after one
semiconductor switching element is turned OFF until a voltage
V_{ce} between an emitter and a collector of another semiconductor
switching element is decreased to 0 V is prolonged. As a
10 consequence, after one semiconductor switching element has been
turned OFF, and the fixed deadtime has passed, if a turn-ON signal
is applied to the other switching element, then the other
semiconductor switching element is turned ON while the voltage
V_{ce} between the emitter and the collector is not decreased to
15 0 V. The following fact can be revealed. That is, when the
switching frequency is high, a heat loss may be produced in the
semiconductor switching elements. In other words, even while
one semiconductor switching element is turn OFF, when the two
semiconductor switching elements are driven in the high frequency
20 range, the time constant is prolonged. As a result, since the
turn-ON signal is entered to the other semiconductor switching
element while the voltage V_{ce} between the emitter and the collector
of the other semiconductor switching element is not decreased
to 0 V, the heat loss may be produced, and furthermore, a spike
25 current may be produced, so that this spike current may constitute
a noise generating source.

[0023]

The reason why the above-explained heat loss and noise are produced will now be explained with reference also to Fig. 4.

That is, even when the first semiconductor switching element 6 is turned OFF (namely, current becomes zero) in the time instant t_1 (see (a) of Fig. 4), such a time duration defined by subtracting the time instant " t_1 " from the time instant " t_2 " is required in order that the voltage (solid line) across both the terminals of the second semiconductor switching element 7 is dropped to 0 V (see (d) of Fig. 4). As a result, when the turn-ON signal is applied to the other semiconductor switching element 7 at the time instant t_2 , since the voltage V_{ce} between the emitter and the collector of the second switching element 7 has been decreased to 0 V, this second semiconductor switching element 7 is turned ON (becomes conductive) from the voltage of 0 V (this operation is referred to as "zero volt switching" operation). As a consequence, there is no problem as to the heat loss and the noise.

[0024]

However, an inclination of the voltage VDC is changed in response to a strength of resonance. If the resonance is strong (namely, frequency is low), then the inclination becomes sharp, so that the voltage across both the terminals of the first semiconductor switching element 7 quickly becomes zero volt. If the resonance is weak (namely, frequency is high), then the inclination becomes gentle, so that a lengthy time is required in order that the voltage across both the terminals of the first semiconductor switching element 7 is lowered to zero volt. As previously explained, when the inverter circuit is operated in

the high frequency range, the switching frequency is separated apart from the resonant frequency, so that the time constant is prolonged, and in (d) of Fig. 4, a time duration becomes long during which the voltage (indicated by dot line) across both the terminals of the other (second) semiconductor switching element 7 is decreased to 0 V. Thus, this voltage cannot be completely decreased to 0 V during a time period between the time instant t1 and the time instant t2, but even after the time instant t2 has elapsed, a predetermined voltage (refer to symbol Vt2 of dot line F in (d) of Fig. 4) is still applied to this second semiconductor switching element 7.

As a consequence, when the turn-ON signal is applied to the second semiconductor switching element 7 at the time instant "t2" in accordance with the normal operation manner, this second semiconductor switching element 7 is turned ON while the predetermined voltage Vt2 is being still applied between the emitter and the collector of this second semiconductor switching element 7, so that the heat loss has been produced. Also, the steep spike current may flow due to an occurrence of a large dv/dt, which causes the noise source.

[0025]

Even when such a hard switching operation (namely, switching operation is forcibly carried out even when either voltage or current is not zero) is carried out, since the dead time is secured, this hard switching operation never conducts such a failure that the power supply is shortcircuited, but an extra heat loss may be merely produced in the IGBT. However, since these heat losses

are cooled by a heat sink, even when such heat losses may occur, the inverter operation could be continuously carried out under the normal condition.

Also, the noise caused by the spike current could not become
5 a considerably large noise value as a serious problem.

Accordingly, in the conventional inverter circuits, the failure as to the above-described hard switching operation never causes the problem.

[0026]

10 The present invention is featured by paying an attention to this problem which could not be considered in the conventional inverter circuits.

That is, an extra heat loss is produced in a semiconductor switching element, which may imply that useless energy is consumed
15 in this semiconductor switching element, and therefore, it is not a desirable aspect as to saving of energy. Furthermore, since the extra heat loss may give an adverse influence to the lifetime of the semiconductor switching elements, another drawback is provided. Also, since currently available ICs and CPUs are driven
20 in response to very low-level signals, there is such a future problem caused by an occurrence of noise. Under such a circumstance, the present invention has been made so as to solve these drawbacks and problems.

As a consequence, an object of the present invention is
25 to provide an inverter circuit capable of giving no adverse influence to a lifetime of a semiconductor switching element and also which can hardly produce noise, while a heat loss can hardly

occur in the semiconductor switching element, and thus, useless energy is not consumed in this semiconductor switching element.
[0027]

Furthermore, in such a case that an inverter circuit
5 equipped with a DT (dead time) is obtained which can hardly give the adverse influence to the above-described lifetime of the semiconductor switching element and can hardly produce the noise, when a frequency is largely increased, there is a problem that such a signal for turning ON an IGBT is not completely outputted.
10 Also, there are some possibilities that when an IGBT is controlled in a duty ratio control manner, a signal for turning ON the IGBT is not completely outputted, and thus, the IGBT is destroyed.

As a consequence, a secondary object of the present invention is to provide a high frequency heating apparatus capable
15 of preventing destruction of an IGBT in such a case that an inverter circuit equipped with a DT (dead time) is obtained which can hardly produce noise. That is, even when a frequency is largely increased and also the IGBT is controlled in a duty ratio control manner, the IGBT is necessarily turned ON under limited condition for
20 this IGBT.

MEANS FOR SOLVING PROBLEM

[0028]

To solve the above-described problem, a high frequency
25 heating apparatus, recited in Claim 1 of the present invention, is featured by that in a high frequency heating apparatus for driving a magnetron, comprising: a DC power supply; a series

circuit constituted by two pieces of semiconductor switching elements; a resonant circuit in which a primary winding of a leakage transformer and a capacitor are connected, the series circuit being connected parallel to the DC power supply, and one end of
5 the resonant circuit being connected to a center point of the series circuit and the other end of the resonant circuit being connected to one end of the DC power supply in an AC equivalent circuit; driving means for driving the semiconductor switching elements respectively; rectifying means connected to a secondary
10 winding of the leakage transformer; and the magnetron connected to the rectifying means; the high frequency heating apparatus is further comprised of: a variable dead time forming circuit for varying a dead time during which the respective semiconductor switching elements are simultaneously turned OFF in response to
15 a switching frequency; and a limitation is provided under which the dead time is not further widened when the switching frequency is increased.

[0029]

A high frequency heating apparatus, recited in Claim 2 of
20 the present invention, is featured by that in a high frequency heating apparatus for driving a magnetron, comprising: a DC power supply; two sets of series circuits, each of the series circuits being constituted by two pieces of semiconductor switching elements; a resonant circuit in which a primary winding of a leakage
25 transformer and a capacitor are connected, the two sets of series circuits being connected parallel to the DC power supply respectively, and one end of the resonant circuit being connected

to a center point of the one series circuit and the other end of the resonant circuit being connected to a center point of the other series circuit; driving means for driving the semiconductor switching elements respectively; rectifying means connected to
5 a secondary winding of the leakage transformer; and the magnetron connected to the rectifying means; the high frequency heating apparatus is further comprised of: a variable dead time forming circuit for varying a dead time during which the respective semiconductor switching elements are simultaneously turned OFF
10 in response to a switching frequency; and a limitation is provided under which the dead time is not further widened when the switching frequency is increased.

A high frequency heating apparatus, recited in Claim 3 of the present invention, is featured that in a high frequency heating
15 apparatus for driving a magnetron, comprising: a DC power supply; a series circuit constituted by two pieces of semiconductor switching elements; a resonant circuit in which a primary winding of a leakage transformer and a capacitor are connected, the series circuit being connected parallel to the DC power supply, and the
20 resonant circuit being connected to one of the semiconductor switching elements in a parallel manner; driving means for driving the semiconductor switching elements respectively; rectifying means connected to a secondary winding of the leakage transformer; and the magnetron connected to the rectifying means; the high
25 frequency heating apparatus is further comprised of: a variable dead time forming circuit for varying a dead time during which the respective semiconductor switching elements are

simultaneously turned OFF in response to a switching frequency;
and a limitation is provided under which the dead time is not
further widened when the switching frequency is increased.

5 A high frequency heating apparatus, recited in Claim 4 of
the present invention, is featured by such a high frequency heating
apparatus as recited in any one of Claims 1 to 3, in which the
variable dead time forming circuit increases the dead time in
connection with an increase of a switching frequency.

10 A high frequency heating apparatus, recited in Claim 5
of the present invention, is featured by such a high frequency
heating apparatus as recited in Claim 4, in which the variable
dead time forming circuit makes the dead time constant, or slightly
increases the dead time at a switching frequency which is lower
than, or equal to a predetermined switching frequency.

15 A high frequency heating apparatus, recited in Claim 6 of
the present invention, is featured by such a high frequency heating
apparatus as recited in Claim 5, in which the variable dead time
forming circuit rapidly increases the dead time at a switching
frequency which is higher than, or equal to a predetermined
20 switching frequency.

A high frequency heating apparatus, recited in Claim 7 of
the present invention, is featured by such a high frequency heating
apparatus as recited in Claim 5, in which either the constant
value or the slightly increased value as to the dead time is variable
25 at the switching frequency lower than, or equal to the
predetermined switching frequency is variable.

A high frequency heating apparatus, recited in Claim 8 of

the present invention, is featured by such a high frequency heating apparatus as recited in Claim 6, in which the rapidly increased value as to the dead time is variable at the switching frequency higher than, or equal to the predetermined switching frequency
5 is variable.

A high frequency heating apparatus, recited in Claim 9 of the present invention, is featured by such a high frequency heating apparatus as recited in Claim 5, or Claim 6, in which the predetermined frequency is variable.

10 A high frequency heating apparatus, recited in Claim 10 of the present invention, is featured by such a high frequency heating apparatus as recited in any one of Claims 1 to 3, in which the variable dead time forming circuit increases the dead time in a step manner in connection with an increase of a switching
15 frequency.

A high frequency heating apparatus, recited in Claim 11 of the present invention, is featured by such a high frequency heating apparatus as recited in any one of Claims 1 to 10, in which the variable dead time forming circuit forms the dead time
20 based upon both a plus offset voltage and a minus offset voltage, which are changed in a first inclination which is directly proportional to an increase of the switching frequency, and also, which are changed in a second inclination from the predetermined switching frequency.

25 A high frequency heating apparatus, recited in Claim 12 of the present invention, is featured by such a high frequency heating apparatus as recited in any one of Claims 1 to 11, in

which the variable dead time forming circuit is comprised of:
a VCC power supply; a duty control power supply; a first current
which is changed directly proportional to a switching frequency;
a second current which flows from the predetermined switching
5 frequency and is changed directly proportional to the switching
frequency; a third current which is produced by combining the
first current with the second current and by multiplying the
combined current by a predetermined coefficient; and upper/lower
potential forming means for forming an upper potential and a lower
10 potential, which are made by adding both a plus offset voltage
and a minus offset voltage which are directly proportional to
the third current to the voltage of the duty control power supply;
and the variable dead time forming circuit forms the dead time
based upon the upper potential and the lower potential.

15 A high frequency heating apparatus, recited in Claim 13
of the present invention, is featured by such a high frequency
heating apparatus as recited in Claim 12, in which either an input
power control operation or an input current control operation
is carried out by changing at least one of the voltage of the
20 duty control power supply and the switching frequency.

A high frequency heating apparatus, recited in Claim 14
of the present invention, is featured by that in a high frequency
heating apparatus for driving a magnetron, which is arranged by
a frequency control type resonant inverter circuit having at least
25 one arm including a plurality of semiconductor switching elements,
the high frequency heating apparatus is further comprised of:
a variable dead time forming circuit for varying a dead time during

which the respective semiconductor switching elements are simultaneously turned OFF in response to a switching frequency; and the variable dead time forming circuit forms the dead time based upon both a plus offset voltage and a minus offset voltage, 5 which are changed in a first inclination which is directly proportional to an increase of the switching frequency, and also, which are changed in a second inclination from the predetermined switching frequency.

10 EFFECT OF THE INVENTION

[0030]

Since the above-described arrangement is employed, such an inverter circuit can be obtained in which a heat loss can be hardly produced in an IGBT, and thus, useless energy is not consumed, 15 and also, noise can be hardly generated.

BRIEF DESCRIPTION OF THE DRAWINGS

[0031]

Fig. 1 is a graphic diagram for representing the 20 current-to-used frequency characteristic in the case that the constant voltage is applied to the inverter resonant circuit according to the present invention.

Fig. 2 is a circuit diagram for showing an example of the resonant type high frequency heating apparatus driven by the 25 switching elements of the 2-switching element bridge, described in patent publication 1.

Figs. 3(a) to 3(f) are diagrams for representing the

respective modes in which the circuit of Fig. 2 is operated.

Fig. 4 shows a voltage/current waveform diagram as to the semiconductor switching elements employed in the circuit of Fig. 2.

5 Fig. 5 is a diagram for indicating a high frequency heating apparatus driven by switching elements of a 2-switching element bridge, according to the present invention.

Fig. 6(a) is a diagram for explaining a relationship between respective outputs of an oscillating circuit and of a variable
10 dead time forming circuit, and an output of a rectangular wave forming circuit.

Fig. 6(b) is a diagram for explaining such a basic idea that even when a frequency is changed, a dead time DT is not changed in a range where the frequency is low.

15 Fig. 7 is a circuit diagram for showing a concrete example of the variable dead time forming circuit according to the present invention.

Fig. 8 is circuit diagram for indicating a concrete example of a limiter circuit provided in the variable dead time forming
20 circuit of Fig. 7.

Fig. 9 is a graphic representation for showing a current-to-frequency characteristic owned by the variable dead time forming circuit.

Fig. 10(a) shows an example in which the dead time DT is
25 set to a constant, or is slightly increased at frequencies lower than, or equal to a frequency f_1 , and the dead time DT is rapidly increased at frequencies higher than, or equal to a predetermined

switching frequency f_1 .

Fig. 10(b1) is a modified example in which both the constant value and the rapidly increased value of the dead time DT are varied in upper/lower directions.

5 Fig. 10(b2) is a modified example in which an inclination at the frequency f_1 is varied.

Fig. 10(b3) is a modified example in which a frequency of an inflection point is movable along right/lower directions.

10 Fig. 11 is a graphic representation for explaining a second embodiment of the present invention in which a dead time DT is variable.

Fig. 12 is a diagram for indicating one example of the oscillating circuit of Fig. 5.

15 Fig. 13 shows three sets of other examples as to the resonant type high frequency heating apparatus driven by the switching elements of the 2-switching element bridge.

Fig. 14 is a graphic representation for indicating a frequency-to-phase characteristic as to the inverter circuit according to the present invention.

20 Fig. 15 is a graphic representation for showing an output voltage-to-phase characteristic as to the inverter circuit.

DESCRIPTION OF REFERENCE NUMERALS

[0032]

- 25 1 DC power supply;
 2 leakage transformer;
 3 primary winding;

4 first capacitor;
 5 second capacitor;
 6 first semiconductor switching element;
 7 second semiconductor switching element;
 5 8 driving unit;
 9 secondary winding;
 10 full-wave doubler rectifying circuit;
 11 magnetron;
 12 thirdly winding;
 10 13 third capacitor;
 21 control signal forming circuit;
 22 frequency modulated signal forming circuit;
 23 triangular wave carrier oscillating circuit;
 24 variable dead time forming circuit;
 15 240 dead time limit circuit;
 25 rectangular wave forming circuit;
 26 switching element driving circuit;

BEST MODE FOR CARRYING OUT THE INVENTION

20 [0033]

Fig. 5 is a diagram for showing a high frequency heating apparatus driven by switching elements of a 2-switching element bridge, according to the present invention.

In this drawing, a major circuit of this high frequency
 25 heating apparatus has been arranged by a DC power supply 1, a
 leakage transformer 2, a first semiconductor switching element
 6, a first capacitor 4, a second capacitor 5, a third capacitor

(smoothing capacitor) 13, a second semiconductor switching element 7, a driving unit 8, a full-wave doubler rectifying circuit 10, and a magnetron 11. Since the arrangement of the major circuit shown in Fig. 5 is identical to that of Fig. 2, the same explanations are omitted.

Then, a control circuit for controlling the first and second semiconductor switching elements 6 and 7 is arranged by a control signal forming circuit 21, a frequency modulated signal forming circuit 22, an oscillating circuit 23, a variable dead time forming circuit 24, a rectangular wave forming circuit 25, and a switching element driving circuit 26. The control signal forming circuit 21 calculates a difference from an input current "I_{in}" and a reference current "Ref." The frequency modulated signal forming circuit 22 forms a frequency modulated signal from both the difference signal of the control signal forming circuit 21 and an AC full-wave rectified signal. The oscillating circuit 23 produces a triangular wave carrier wave from the frequency modulated signal of the frequency modulated signal forming circuit 22. The variable dead time forming circuit 24 is provided in accordance with the present invention, and varies a dead time based upon a magnitude of a switching frequency. The rectangular wave forming circuit 25 forms each of rectangular waves based upon the triangular wave outputted from the oscillating circuit 23 and each of outputs "VQ7C" and "VQ8C" of the variable dead time forming circuit 24. The switching element driving circuit 26 generates such a pulse for turning ON/OFF a switching element by the rectangular wave outputted from the rectangular wave

forming circuit 25. The respective pulse outputs of the switching element driving circuit 26 are applied to the gates of the switching elements (IGBTs) 6 and 7.

[0034]

5 It should be understood that in the control signal forming circuit 21, as indicated in this drawing, both the input current I_{in} and the reference current Ref are inputted so as to employ this difference current. Although not shown in the drawing, the control signal forming circuit 21 may be alternatively constituted
10 in combination with such a function. That is, in order to avoid an application of an excessively large voltage to a magnetron which is under non-oscillation condition, namely under such a condition that an input current of this magnetron is very small, both a voltage which is applied to the magnetron and a reference
15 voltage are inputted to the control signal forming circuit 21, and then, the voltage to be applied to the magnetron may be controlled by employing a difference voltage.

[0035]

Collector voltages of such transistors Q8 and Q7 are
20 transferred from the variable dead time forming circuit 24 to the rectangular wave forming circuit 25 respectively (Fig. 5). Also, the triangular wave outputted from the oscillating circuit 23 is transferred to the rectangular wave forming circuit 25.

While the rectangular wave forming circuit 25 contains two
25 sets of comparators 251 and 252, the collector voltage V_{Q8C} of the transistor Q8 is applied to an inverting input terminal (-) of the comparator 251; the collector voltage V_{Q7C} of the transistor

Q7 is applied to a noninverting input terminal (+) of the comparator 252; and the triangular wave output of the oscillating circuit 23 is applied to both a noninverting input terminal (+) of the comparator 251 and an inverting input terminal (-) of the
5 comparator 252.

Each of these comparators 251 and 252 is operated in such a manner that when a potential at the noninverting input terminal (+) is lower than a potential of the inverting input terminal (-), the relevant comparator produces no output (namely, no
10 potential), whereas while the potential at the noninverting input terminal (+) exceeds the potential at the inverting input terminal (-), the relevant comparator produces an output (namely, high potential).

[0036]

15 Fig. 6 is a diagram for explaining a basic idea of forming a dead time; Fig. 6(a) is a diagram for explaining a relationship between the respective outputs of the oscillating circuit 23 and of the variable dead time forming circuit 24 and the output of the rectangular wave forming circuit 25; and Fig. 6(b) is a diagram
20 for explaining such a basic idea that even when a frequency is changed, a dead time DT is not changed in a range where the frequency is low.

In Fig. 6, in a time period before a time instant "t1", in the comparator 252 (refer to Fig. 5), since a potential VQ7C
25 of the noninverting input terminal (+) exceeds a potential of the triangular wave of the inverting input terminal (-), the semiconductor switching element has been turned ON (output 1).

At the same time, in the comparator 251, since a potential of the triangular wave of the noninverting input terminal (+) lower than a potential VQ8C of the inverting input terminal (-), the semiconductor switching element has been turned OFF (output 0).

5 [0037]

(1). At the time instant t1, since the potential VQ7C of the noninverting input terminal (+) becomes lower than the potential of the triangular wave of the inverting input terminal (-), the comparator 252 produces an output 0.

10 (2). In a time period from t1 to t4, the comparator 252 continuously produces the output 0.

(3). At a time instant t2, since the potential of the triangular wave of the noninverting input terminal (+) becomes higher than the potential VQ8C of the inverting input terminal
15 (-), the comparator 251 produces the output 1.

(4). In a time period from the time instants t2 to t3, the comparator 251 continuously produces the output 1.

(5). At a time instant t3, since the potential of the triangular wave of the noninverting input terminal (+) becomes
20 lower than the potential VQ8C of the inverting input terminal (-), the comparator 251 produces the output 0.

(6). At the time instant t4, since the potential VQ7C of the noninverting input terminal (+) becomes higher than the potential of the triangular wave of the inverting input terminal
25 (-), the comparator 252 produces the output 1.

(7). In a time period from the time instants t4 to t5, the comparator 252 continuously produces the output 1.

(8). At the time instant t5, since the potential VQ7C of the noninverting input terminal (+) becomes lower than the potential of the triangular wave of the inverting input terminal (-), the comparator 252 produces the output 0.

5 (9). In a time period from the time instants t3 to t6, the comparator 251 continuously produces the output 0.

These comparators 251 and 252 will repeat similar operations subsequently.

[0038]

10 The outputs of the comparators 251 and 252 are applied to the switching element (IGBT) driving circuit 26, and the switching elements 6 and 7 are turned ON and OFF at the same timing.

As previously explained, the time periods t1 to t2, t3 to t4, and t5 to t6, during which the switching elements 6 and 7 are simultaneously turned OFF, are obtained as a "dead time DT."

15 [0039]

In the prior art system, the time period of the dead time DT is constant (namely, fixed) irrespective of the frequency. The present invention is featured by that this dead time DT is varied in response to a switching frequency. That is, when the switching frequency is lower than a predetermined switching frequency "f1", the dead time DT is set to a preselected non-changed value (otherwise, slightly increased value), whereas when the switching frequency is higher than the predetermined switching frequency f1, the dead time DT is increased.

20 [0040]

As a consequence, a description is made of such a basic

idea that when the switching frequency is lower than the predetermined switching frequency f_1 , the dead time DT becomes the predetermined non-changed value with reference to Fig. 6(b).

In this drawing, when the switching frequency is high (indicated by solid line), as previously explained in Fig. 6(a) by employing the potentials V_{Q8C} and V_{Q7C} of the solid lines and the triangular wave, such a time period between the time instant t_1 and the time instant t_2 may be secured as the dead time DT between the potentials V_{Q8C} and V_{Q7C} , and the triangular wave.

At the time instant t_1 , the potential V_{Q7C} becomes lower than the potential of the triangular wave, and the comparator output becomes 0. At the time instant t_2 , the potential of the triangular wave becomes higher than the potential V_{Q8C} , and the comparator output becomes 1.

Then, when the switching frequency becomes low, the above-described triangular wave as shown by the solid line becomes a triangular wave as indicated by a dot line, and an inclination of this triangular wave becomes gentle. As a consequence, in accordance with the present invention, in order to obtain the same dead time DT as the above-explained dead time DT , the respective offset voltages are determined in such a manner that the potentials of the triangular wave may become such potentials " V_{Q7C1} " and " V_{Q8C1} " which pass through cross points " $C1$ " and " $C2$ " with respect to perpendiculars which are drawn from the time instant t_1 and the time instant t_2 toward the triangular wave indicated by the dot line. Since resistors $R1$ and $R7$ (see Fig. 7) are constant resistance values, currents " $I8$ " and " $I7$ " which

may produce such offset voltages are supplied to the respective resistors R8 and R7.

Since the above-described switching operation is carried out, even when the switching frequency is changed so that the triangular wave is changed from the wave indicated by the solid line to the wave indicated by the dot line, the time instant t1 and the time instant t2, at which the triangular wave indicated by the dot line intersects the two potentials VQ7C1 and VQ8C1, may become the same time instants of the above-explained triangular wave indicated by the solid line. As a result, this dead time DT is the same as the above-explained dead time DT. [0041]

Fig. 7 is a circuit diagram for showing a concrete example as to the variable dead time forming apparatus 24 according to the present invention.

In this drawing, symbols Q01, Q02, and Q1 to Q8 show transistors; and symbols R1 to R10 indicate resistors. It is so assumed that currents flowing through the transistors Q1, Q3, Q4, Q5, Q6, Q7, and Q8 are defined as I1, I3, I4, I5, I6, I7, and I8, respectively; emitter potentials of the transistors Q5, Q6, Q7 are defined as VQ5E, VQ6E, VQ7E, respectively; and also, collector potentials of the transistors Q7 and Q8 are defined as VQ7C and VQ8C, respectively. A current mirror circuit has been constituted by the transistors Q1 and Q2. Similarly, a current mirror circuit has been constituted by the transistors Q1 and Q04; a current mirror circuit has been formed by the transistors Q3 and Q4; and a current mirror circuit has been formed

by the transistors Q05 and Q8. An output of the transistor Q04 is supplied to the oscillating circuit 23 (Fig. 12).

Also, the emitter sides of the transistors Q1 and Q3 have been connected to Vcc, and the collector sides thereof have been
5 connected to the collector sides of the transistors Q01 and Q03 respectively; the emitter sides of the transistors Q01 and Q03 have been connected to a terminal "MOD" and a terminal "DTADD" respectively; and the terminal MOD and the terminal DTADD have been grounded via voltage dividing resistors respectively. The
10 base sides of the transistors Q01 and Q03 have been connected to the emitter side of the transistor Q02, and the collector side of the transistor Q02 has been grounded. A control voltage of an oscillation frequency which corresponds to the output of the frequency modulated signal forming circuit 22 (see Fig. 5) is
15 applied to the base of the transistor Q02.

[0042]

A series connection circuit made of a resistor R10, a resistor R8, a resistor R7, and a resistor R9 has been provided between the power supply voltage VCC (in this circuit, 12 V) and
20 the earth from the Vcc side. Also, the transistor Q8 has been provided between the resistor R10 and the resistor R8, while the emitter side thereof is connected to the resistor R10 and the collector side thereof is connected to the resistor R8. Also, the transistor Q7 has been provided between the resistor R9 and
25 the resistor R7, while the emitter side thereof is connected to the resistor R9 and the collector side thereof is connected to the resistor R7. A voltage of $1/2 V_{cc}$ (in this circuit, 6V) has

been applied between the resistor R8 and the resistor R7. While this voltage 6 V is set as a center voltage, a voltage drop of the resistor R8 at the upper side is $I_8 \times R_8$, and a voltage drop of the resistor R7 at the lower side is $I_7 \times R_7$. Both the current
5 I_8 and the current I_7 are varied, depending upon a frequency. As a result, the voltage drops for the resistors R7 and R8 are varied in response to the frequency, so that while the voltage of 6 V is set as the center, both the offset voltages VQ8C and VQ7C are varied.

10 A base voltage of the transistor Q05 which constitutes the current mirror circuit is applied to the base of the transistor Q8. If the respective characteristics of the transistors Q05 and Q8 are equal to each other and the respective resistance values thereof are also equal to each other, then the following equations
15 are given:

$I_6 = I_7 = I_8$, $I_3 = I_4$. Note that the present invention is not limited only to $I_1 = I_2$, $I_3 = I_4$, $I_6 = (I_7 = I_8)$, but may be modified. Namely, these currents may have a direct relationship.

It should be noted that the condition of $I_7 = I_8$ is required.

20 [0043]

Next, a description is made of operations of the variable deadtime forming circuit 24, namely, when the switching frequency is lower than, or equal to the predetermined switching frequency, the dead time "DT" is not changed, or is slightly changed, whereas
25 when the switching frequency is higher than, or equal to the predetermined switching frequency, the dead time "DT" is increased.

[0044]

1), The reason why the deadtime DT is not changed (or slightly increased) within such a range that the current I3 does not flow (namely, a range in which oscillation frequency is low) is given
5 as follows:

In the range where the current I3 does not flow, the following conditions can be established:

$$I1=I2=I5,$$

$$VQ5E=VQ6E=VQ7E, \text{ and}$$

$$10 \quad I5 \cdot R5 = I6 \cdot R6 = I7 \cdot R9 = I1 \cdot R5$$

The currents I8 and I7, which flow through the transistors Q8 and Q7, are given as follows:

$$I8=I6=I1 \cdot (R5/R6)$$

$$I7=I1 \cdot (R5/R9)$$

15 The offset voltages VR8 and VR7 are given as follows:

$$VR8=I8 \cdot R8 = \{ I1 \cdot (R5/R6) \} \cdot R8$$

$$= I1 \cdot R5 \cdot (R8/R6)$$

$$VR7=I1 \cdot R5 \cdot (R7/R9)$$

Since the collector voltages VQ8C and VQ7C of the
20 transistors 8 and 7 are calculated by adding/subtracting the above-described offset voltages VR8 and VR7 with respect to 6 V, these collector voltages are expressed by the following formula
(1)=

$$VQ8C=6V+VR8=6V+I1 \cdot R5 \cdot (R8/R6)$$

$$25 \quad VQ7C=6V-VR7=6V-I1 \cdot R5 \cdot (R7/R9) \quad \text{--- (1)}$$

[0045]

As previously explained, since the currents I8 and I7 within

the range where the frequency is low (dead time may be made constant) are directly proportional to the charge/discharge current I_1 of the triangular wave, these currents I_8 and I_7 may be employed as such current values obtained by multiplying the
5 charging/discharging current I_1 of the triangular wave by several values. This may be realized by employing such a mirror circuit as shown in Fig. 7. That is, while both the currents I_6 and I_8 are set to a certain relationship with respect to the current I_5 , the current I_6 is made equal to the current I_8 . While the
10 current I_7 is set to a certain relationship with respect to the current I_5 , the current I_7 is made equal to the current I_8 .
[0046]

As previously explained in Fig. 7, even when the switching frequency is changed, the dead time DT is made constant, and also
15 the dead time DT is varied in response to the change in the frequency. Then, concretely speaking, the offset voltages V_{Q7C} and V_{Q8CV} across both the terminals of the resistors R_7 and R_8 are varied. At this time, the Inventors of the present invention could become aware of the below-mentioned problems:

20 That is to say, when the dead time DT is made constant, if the switching frequency is increased, then the respective offset voltages V_{Q7C} and V_{Q8CV} must be decreased/increased along an opening direction with respect to 6 V. This idea is explained as follows. That is, when the switching frequency is increased,
25 in Fig. 6(b), the characteristic line diagram is changed from the characteristic line diagram (indicated by dot line) of "frequency=low" to the characteristic line diagram (indicated

by solid line) of "frequency=high", and the characteristic line diagram is gradually raised up. As a consequence, in order to keep the dead time DT, the offset voltage VQ7C is decreased with respect to 6V, and conversely, the offset voltage VQ8C is increased with respect to 6V. Then, when the switching frequency is largely increased, the offset voltage VQ7C becomes lower than, or equal to 0 V, so that none of a signal capable of turning ON the IGBT is generated. Also, in order that the offset voltages VQ7C and VQ8C are increased and/decreased in an interconnecting manner for controlling the dead time, the center voltage of 6 V may be simply changed. Since this center voltage of 6 V is changed, a ratio of turning ON and OFF operations as to the two transistors Q8 and Q7 may be changed (namely, duty ratio control operation can be done). As a consequence, this circuit becomes effective so as to vary the dead time in the case of the duty ratio control operation. However, while this center voltage of 6 V is variable, when the center voltage of 6 V is lowered, both the offset voltages VQ7C and VQ8C are also lowered in the interconnecting manner. As a result, the offset voltage VQ7C becomes lower than, or equal to 0 V, so that none of a signal capable of turning ON the IGBT is generated. Therefore, in order that the IGBT may be turned ON under a predetermined limitation condition even when the switching frequency is increased and the duty ratio control operation is carried out, the present invention is featured by providing a dead time limiting circuit 240 capable of preventing destruction of the IGBT.

[0047]

Fig. 8 is a circuit diagram for showing a concrete example of the dead time limit circuit 240 which is provided in the variable dead time forming circuit 24 of Fig. 7.

In this drawing, reference numeral 240 indicates an dead time limit circuit according to the present invention. The dead time limit circuit 240 is constituted by such two circuits which have been provided on the side of the offset voltage VQ7C and on the side of the offset voltage VQ8C.

First of all, on the offset VQ7C potential side of this drawing, a transistor 246 has been connected between the Vcc power supply and the offset VQ7C potential side of the resistor R7; a transistor 247 has been inserted between a base and an emitter of this transistor 246; and a battery 249 for producing a first limit voltage V101 has been inserted between a base of the transistor 247 and the earth.

When the offset voltage VQ7C is higher than the first limit voltage V101, the transistor 246 is under OFF state, and this offset voltage VQ7C may be freely varied within a range higher than the first limit voltage V101.

However, when the offset voltage VQ7C is tried to become lower than, or equal to the first limit voltage V101, the transistor 246 is brought into an ON state, so that a current starts to be replenished from the Vcc power supply, and the transistor 246 blocks that this offset voltage VQ7C is tried to become lower than, or equal to the first limit voltage V101.

[0048]

On the other hand, on the offset VQ8C potential side of

Fig. 8, a transistor 242 has been connected between the earth and the offset VQ8C potential side of the resistor R8; a transistor 241 has been inserted between the power supply voltage Vcc and a base of this transistor 242; and a battery 244 for producing
5 a second limit voltage V100 has been inserted between a base of the transistor 241 and the earth.

When the offset voltage VQ8C is lower than the second limit voltage V100, the transistor 242 is under OFF state, and this offset voltage VQ8C may be freely varied within a range lower
10 than the second limit voltage V100.

However, when the offset voltage VQ8C is tried to become higher than, or equal to the second limit voltage V100, the transistor 242 is brought into an ON state, so that a current starts to flow into the GND and the transistor 242 blocks that
15 this offset voltage VQ8C is tried to become higher than, or equal to the second limit voltage V100.

[0049]

In Fig. 8, the loads of the transistors 241 and 247 have been constituted by employing a resistor 243 and another resistor
20 248. Alternatively, even when these loads may be constituted by employing constant current loads instead of the resistors, a similar effect may be achieved. Also, as apparent from the foregoing explanation, the dead time limit circuit 240 according to the present invention is not limited only to the circuit
25 arrangement and the used components, which are shown in this drawing.

[0050]

As apparent from Fig. 6, it should also be noted that since the limiters are provided with respect to the offset voltages VQ7C and VQ8C, even when the switching frequency becomes high, turning ON of the IGBT can be secured. However, since an ON time width when a limiting operation is performed is directly proportional to 1/frequency, if the switching frequency is increased, then the ON time width when the limiting operation is performed becomes shorter. Thus, there is such a problem that the ON time width required for obtaining the resonant energy cannot be secured.

As a consequence, since the frequency modulated signal forming circuit 22 is provided with such a function capable of limiting an upper limit value of the switching frequency, even if the switching frequency is increased due to variations in temperatures of the magnetron 11, the switching frequency does not become higher than this upper limit frequency value.

As a consequence, even if the switching frequency becomes high, the maximum switching frequency is limited in order to secure turning-ON of the IGBT, and furthermore, the limit potential must be set to a proper limit potential in order that such an ON time width required when the maximum switching frequency is used can be obtained.

[0051]

Fig. 9 graphically shows a current-to-frequency characteristic owned by the variable dead time circuit 24 according to the present invention.

In this drawing, symbols I1, I3, I5 show currents which

flow through the transistors Q1, Q3, Q5 of Fig. 7, respectively.
The current I_5 is equal to $I_1 + I_3$.

In the range where an oscillating frequency is lower than, or equal to the predetermined switching frequency f_1 , the current I_1 (I_5) becomes constant (I_{51}), or is slightly increased (I_{52}). In the range where an oscillating frequency is higher than, or equal to the predetermined switching frequency f_1 , while the predetermined switching frequency f_1 is employed as the inflection point, since the current I_3 sharply starts to flow, a total current I_5 ($=I_3 + I_1$) is rapidly increased.

[0052]

As can be understood from the above-described formula (1) as to the offset voltages V_{Q8C} and V_{Q7C} , and also, the current-to-frequency characteristic of Fig. 9, in such a range that the oscillating frequency is low, as to V_{Q8C} and V_{Q7C} , offset voltages may be obtained which are directly proportional to the charging/discharging current I_1 of the capacitor of the oscillating circuit 23. As a consequence, as shown in Fig. 9, if the charging/discharging current I_1 becomes constant, then the dead time DT becomes constant. Also, if the charging/discharging current I_1 is slightly increased, then the dead time DT is slightly increased.

[0053]

2). To the contrary, in the range where the current I_1 flows (namely, range where oscillating frequency is high), the dead time DT is varied. This reason is explained in the below-mentioned explanations.

In Fig. 7, in the range where the oscillating frequency is low, the current I3 is equal to 0, whereas in the range where the oscillating frequency is high, the current I3 may flow in the below-mentioned manner. In other words, when an emitter potential of the transistor Q02 of an oscillating frequency control voltage is lower than a potential at a contact point DTADD, the transistor Q3 which is connected to the terminal DTADD is not turned ON (as a result, current I3 does not flow). However, when an emitter potential of the transistor Q02 of the oscillating frequency control voltage is higher than a potential at the contact point DTADD, since the transistor Q3 which is connected to the terminal DTADD is turned ON, the current I3 starts to flow. in Fig. 9, in the range where the oscillating frequency is lower than, or equal to the predetermined switching frequency f1, the current I51 becomes constant, or the current I52, is slightly increased. In the range where the oscillating frequency is higher than, or equal to the predetermined switching frequency f1, the current I3 which has been 0 starts to rapidly flow. As a result, the current I5 is equal to I1+I3.

In the range where the current I3 flows, the below-mentioned formulae is given:

$$I5=I2+I4=I1+I3$$

$$I5 \cdot R5 = I6 \cdot R6 = I7 \cdot R9 = (I1 + I3) \cdot R5$$

As a consequence, the collector voltages VQ8C and VQ7C of the transistors Q8 and Q7 are given by the below-mentioned formulae (2):

$$VQ8C = 6V + VR8 = 6V + (I1 + I3) \cdot R5 \cdot (R8 / R6)$$

$$VQ7C=6V-VR7=6V-(I1+I3)*R5*(R7/R9) \quad \dots (2)$$

A similar effect may be achieved also in such a circuit formed by omitting the third capacitor 5 from the circuit shown in Fig. 3(a) by setting the capacitances as to the first capacitor 41 and the second capacitor 42 to proper capacitance values.
[0054]

As can be understood from the above-explained formula (2) as to the collector voltages VQ8C and VQ7C and the relationship of Fig. 9, as to the collector voltages VQ8C and VQ7C, such offset
10 voltages may be obtained which are commonly directly proportional to the current I3. As indicated in Fig. 9, when the current I3 is rapidly increased, since the collector potentials VQ8C and VQ7C of the transistors Q8 and Q7 become a function of the current I5 (=I1+I3), the current I5 is increased. In connection with
15 this increase of the current I5, the collector potentials VQ8C and VQ7C of the transistors Q8 and Q7 are increased. Then, when the respective collector potentials VQ8C and VQ7C are increased, the collector potential VQ8C ascends higher than the position shown in Fig. 6, and the collector potential VQ7C descends lower
20 than the position shown in Fig. 7, so that a cross point between the triangular wave and the collector potential VQ7C leads, which corresponds to a starting point of the dead time DT, and a cross point between the triangular wave and the collector potential VQ8C delays, which corresponds to a ending point of the dead time
25 DT. As a result, the width of the dead time DT is made wider than the width shown in the drawing.
[0055]

As previously explained, in accordance with the present invention, as represented in Fig. 10(a), the inverter circuit is featured by that at the switching frequency lower than, or equal to the predetermined switching frequency f_1 , the dead time
5 DT is made constant (otherwise, is slightly increased, namely indicated by line diagram "L1"), whereas at the switching frequency higher than, or equal to the predetermined switching frequency f_1 , the dead time DT is rapidly increased (indicated by line diagram "L2"). Then, furthermore, at a limit frequency
10 " f_L ", since the dead time DT is limited, the turning-ON of the IGBT in the limited condition may be secured, and the destruction of the IGBT can be avoided.

[0056]

Figs. 10(b1), 10(b2) and 10(b3) show modified examples of
15 Fig. 10(a).

Fig. 10(b1) indicates such a graphic representation that either the constant value or the slightly increased value of the above-explained dead time at the switching frequency lower than, or equal to the predetermined frequency f_1 of Fig. 10(a) is
20 variable such as L11, L12, L13, and also, the rapidly increased value L2 of the dead time DT at the switching frequency higher than, or equal to the predetermined switching frequency f_1 is variable such as L21, L22, L23.

This value varying operation may be realized by changing
25 a ratio of the resistor R5 to the ratio R6 of the terminal "DTMULTI" of Fig. 7. In other words, since $I_5 \cdot R_5 = I_6 \cdot R_6$, if the ratio of the resistor R5 to the resistor R6 is changed, then the ratio

of the current I5 to the current I6 is also changed. Since the current I6 determines the values of the currents I7 and I8, if the ratio of the current I5 to the current I6 is changed, then the values of the currents I7 and I8 with respect to the current I5 are also changed, so that the offset voltage from 6 V is also changed. As a result, the dead time DT is also changed. If the above-explained circuit arrangement is employed, then the dead time DT may be varied even in the same frequency.

Then, moreover, the dead time "DT" is limited by the respective line diagrams L21, L22, L23 at the limit frequency fL. As a result, the turning ON of the IGBT under the limited condition can be secured, and the destruction of the IGBT can be avoided.

[0057]

Fig. 10(b2) shows such a graphic representation that an inclination of the dead time DT is variable as L24, L25, L26 at the predetermined switching frequency f1 of Fig. 10(a).

This inclination is determined based upon a combined resistance value of a resistor R31 and a resistor R32 located at upper/lower positions of the contact DTADD. When the combined resistance value is large, a current slightly flows from the power supply voltage Vcc, so that the inclination of the dead time DT becomes small (L26). Conversely, when the combined resistance value is small, a current largely flows from the power supply voltage Vcc, so that the inclination of the dead time DT becomes large (L24). In other words, when the current I3 largely flows, both the currents I7 and I7 are largely increased. As a result,

voltage drops across the resistors R7 and R8 are increased, and thus, the offset voltage from 6 V is increased. As a consequence, the collector voltages of the transistors Q8 and Q7 are increased in accordance with the above-explained formula (2).

5 It should be noted that if the oscillating frequency becomes high, then the dead time DT is effected along the narrowing direction. However, the increase of the offset voltage may be effected in such a direction along which the dead time DT may be furthermore prolonged.

10 Then, moreover, the dead time "DT" is limited by the respective line diagrams L24, L25, L26 at the limit frequency fL. As a result, the turning ON of the IGBT under the limited condition can be secured, and the destruction of the IGBT can be avoided.

15 [0058]

Fig. 10(b3) shows a graphic representation that the predetermined switching frequency f1 which constitutes the inflection point of Fig. 10(a) is varied as "f0", and "f2."

20 This inflection point may be changed by a resistance ratio of the resistors R31 and R32 at the upper/lower positions of the terminal DTADD. In other words, when the oscillating frequency control voltage applied to the base of the transistor Q02 exceeds such a voltage which is determined by this resistance ratio, the current I3 starts to flow. As a result, this resistance ratio
25 of the resistors R31 and R32 constitutes the inflection point. If the resistor R31>the resistor R32, then the voltage determined by the resistance ratio is low, so that the current I3 starts

to flow in an earlier stage. When the current I_3 flows, the currents I_7 and I_8 also flow, so that voltage drops across the resistors R_7 and R_8 may occur, an offset voltage from 6 V is increased. As a consequence, the collector voltages of the transistors Q_8 and Q_7 are increased in accordance with the above-explained formula (2), and the dead time DT starts to be increased in an earlier stage (f_0). Conversely, if the resistor R_{31} < the resistor R_{32} , then the voltage determined by the resistance ratio is high. As a result, it takes a long time in order that the current I_3 starts to flow, and an increase of the dead time DT is commenced in a later stage (f_2).

Then, moreover, the dead time "DT" is limited by the respective line diagrams L27, L28, L29 at the limit frequency f_L . As a result, the turning ON of the IGBT under the limited condition can be secured, and the destruction of the IGBT can be avoided.

[0059]

Fig. 11 is a graphic representation for explaining a second embodiment in which the dead time DT is variable.

In Fig. 10(a), while the predetermined switching frequency f_1 which constitutes the inflection point is defined as the boundary point, the dead time DT becomes constant, or slightly increased at the frequency lower than, or equal to the switching frequency f_1 as represented as "L1", whereas the dead time DT is rapidly increased at the frequency higher than, or equal to the switching frequency f_1 as represented as "L2." In Fig. 11, in accordance with such a condition that the switching frequency

is increased as f_0 , f_1 , f_2 , f_3 , the dead time DT is increased in such a step wise manner as L3, L4, L5, and L6 respectively.

This step-wise structure may be realized by employing the manner capable of forming the dead times L11, L12, L13 as explained
5 in Fig. 10(b1). In other words, while the resistor R5 and the resistor R6 of the terminal DTMULTI shown in Fig. 7 are constituted by variable resistance elements such as transistors, the resistance ratio of the resistor R5 to the resistor R6 may be changed at a predetermined frequency.

10 [0060]

Fig. 12 is a circuit diagram for indicating one example of the oscillating circuit 23 shown in Fig. 5.

The oscillating circuit 23 contains two sets of comparators 231 and 232. A voltage V1 of a voltage dividing resistor 235
15 is applied to a noninverting input terminal "a(-)" of the comparator 231; a voltage V2 (note that $V_1 > V_2$) of a voltage dividing resistor 236 is applied to a noninverting input terminal "b(+)" of the comparator 232; and a voltage of a capacitor 234 is applied to both a noninverting input terminal "b(+)" of the comparator
20 231 and an inverting input terminal "a(-)" of the comparator 232.

Each of the comparators 231 and 232 outputs "0" when a potential of the noninverting input terminal "b(+)" is lower than a potential of the inverting input terminal "a(-)", and each of the comparators 231 and 232 outputs "1" while a potential of the
25 noninverting input terminal "b(+)" exceeds a potential of the inverting input terminal "a(-)."

[0061]

The outputs of the respective operational amplifiers 231 and 232 are inputted to an S terminal and an R terminal of an SR flip-flop 233. The output of a non-Q terminal of the SR flip-flop 233 constitutes a charging/discharging circuit of the capacitor 234.

Now, as indicated in Fig. 12, if a charging circuit of the capacitor 234 has been formed, then the potential at the capacitor 234 is increased. This potential of the capacitor 234 is outputted. In connection to this potential increase, the potential at the noninverting input terminal b(+) of the comparator 231 is increased; when the potential exceeds the potential V1 of the noninverting input terminal "a(-)", the output "1" of the comparator 231 is applied to the S terminal of the flip-flop 233; and a discharge circuit of the capacitor 234 is formed by the output of the non-Q terminal of this flip-flop 233. subsequently, the potential of the capacitor 234 is dropped, and the potential of this capacitor 234 is outputted. In connection with this potential, the potential of the noninverting input terminal b(+) of the comparator 232 is dropped, and then, when this dropped potential becomes lower than, or equal to the potential V2 of the noninverting input terminal "a(-)", the output 1 of this comparator 232 is applied to the R terminal of the flip-flop 233. Thus, a charging circuit of the capacitor 234 is formed by the output of the non-Q terminal of the flip-flop 233.

As previously explained, while the charging/discharging potentials of the capacitor 234 are outputted, the triangular wave oscillating circuit 23. Also, the inclination of the

triangular wave is determined based upon the magnitude of the charging current "Ir."

[0062]

It should also be understood that as the inverter circuit
5 of the high frequency heating apparatus driven by the 2-switching
element bridge according to the present invention, the present
invention is not limited only to the high frequency heating
apparatus shown in Fig. 5, but may be applied to all of inverter
circuits arranged by such resonance type circuit systems with
10 employment of switching elements in which arms of bridge circuits
are constituted by two switching elements.

Figs. 13(a), 13(b) and 13(c) indicate 3 sorts of these
inverter circuits.

In Fig. 13(a), a DC power supply 1 rectifies an AC voltage
15 of a commercial power supply in a full-wave rectifying mode so
as to obtain a DC voltage VDC. The DC power supply 1 applies
this DC voltage VDC to both a series-connected circuit made of
a first capacitor 41 and a second capacitor 42, and also, to a
series-connected circuit constituted by a first semiconductor
20 switching element 6 and a second semiconductor switching element
7. A series-connected circuit constituted by a primary winding
3 of a leakage transformer 2 and a third capacitor 5 has been
connected between a junction point, and another junction point.
The first-mentioned junction point has been formed between the
25 first capacitor 41 and the second capacitor 42, whereas the
last-mentioned junction point has been formed between the first
semiconductor switching element 6 and the second semiconductor

switching element 7. A control signal supplied from a driving unit 8 is applied to respective bases of the first semiconductor switching element 6 and the second semiconductor switching element 7.

5 Then, the variable dead time forming circuit 24 according to the present invention has been assembled in the driving unit 8. It should also be noted that a secondary winding of the leakage transformer 2 and a magnetron are omitted from the drawing.

 The variable dead time forming circuit 24 makes the dead
10 time constant, or slightly increases the dead time at frequencies lower than, or equal to the predetermined switching frequency, and rapidly increases the dead time at frequencies higher than, or equal to the predetermined switching frequency. As a consequence, such an inverter circuit can be obtained in which
15 a heating loss can be hardly produced in the semiconductor switching element, and further, noise can be hardly generated.
[0063]

 In Fig. 13(b), a DC power supply 1 rectifies an AC voltage of a commercial power supply in a full-wave rectifying mode so
20 as to obtain a DC voltage VDC. The DC power supply 1 applies this DC voltage VDC to both a series-connected circuit made of a primary winding 3 of a leakage transformer 2, a first capacitor 5, and a second capacitor 43, and also, to a series-connected circuit constituted by a first semiconductor switching element
25 6 and a second semiconductor switching element 7. A junction point constituted by the first capacitor 5 and the second capacitor 43 has been shortcircuited to another junction point constituted

by the first semiconductor switching element 6 and the second semiconductor switching element 7. A control signal supplied from a driving unit 8 is applied to respective bases of the first semiconductor switching element 6 and the second semiconductor switching element 7.

Then, the variable dead time forming circuit 24 according to the present invention has been assembled in the driving unit 8. It should also be noted that a secondary winding of the leakage transformer 2 and a magnetron are omitted from the drawing.

The variable dead time forming circuit 24 makes the dead time constant, or slightly increases the dead time at frequencies lower than, or equal to the predetermined switching frequency, and rapidly increases the dead time at frequencies higher than, or equal to the predetermined switching frequency. As a consequence, such an inverter circuit can be obtained in which a heating loss can be hardly produced in the semiconductor switching element, and further, noise can be hardly generated.

[0064]

Fig. 13(c) is a circuit diagram for showing a full-bridge circuit.

In Fig. 13(c), a DC power supply 1 rectifies an AC voltage of a commercial power supply in a full-wave rectifying mode so as to obtain a DC voltage VDC. The DC power supply 1 applies this DC voltage VDC to both a series-connected circuit made of a first semiconductor switching element 61 and a second semiconductor switching element 71, and also, to a series-connected circuit constituted by a third semiconductor

switching element 62 and a fourth semiconductor switching element 72. A series-connected circuit constituted by a primary winding 3 of a leakage transformer 2 and a third capacitor 5 has been connected between a junction point, and another junction point.

5 The first-mentioned junction point has been formed between the first semiconductor switching element 61 and the second semiconductor switching element 71, whereas the last-mentioned junction point has been formed between the third semiconductor switching element 62 and the fourth semiconductor switching

10 element 72. The third capacitor 5 may be omitted. A control signal supplied from a driving unit 8 is applied to respective bases of the first semiconductor switching element 61, the second semiconductor switching element 71, the third semiconductor switching element 62, and the fourth semiconductor switching

15 element 72 respectively. Then, the variable dead time forming circuit 24 according to the present invention has been assembled in the driving unit 8. It should also be noted that a secondary winding of the leakage transformer 2 and a magnetron are omitted from the drawing.

20 The variable dead time forming circuit 24 makes the dead time constant, or slightly increases the dead time at frequencies lower than, or equal to the predetermined switching frequency, and rapidly increases the dead time at frequencies higher than, or equal to the predetermined switching frequency. As a

25 consequence, such an inverter circuit can be obtained in which a heating loss can be hardly produced in the semiconductor switching element, and further, noise can be hardly generated.

[0065]

Fig. 14 is a graphic diagram for representing a frequency-to-phase characteristic of the inverter circuit according to the present invention. In Fig. 14, in phases in the vicinity of zero degree and 180 degrees where voltages are low, the switching frequency is decreased, whereas in phases in the vicinity of 90 degrees and 270 degrees, the switching frequency is increased. As a result, since the switching frequency is decreased in the phases near zero degree and 80 degrees where the voltages are low, the output current (voltage) becomes large in correspondence with the current-to-used frequency characteristic of Fig. 1. Conversely, since the voltages are sufficiently high in the phases near 90 degrees and 270 degrees, the switching frequency is maximized, and the output current (voltage) is decreased in correspondence with the current-to-used frequency characteristic of Fig. 1. As a result, as indicated in Fig. 15, the output voltage may become substantially uniform over the phases from zero degree to 180 degrees (180 to 360 degrees).

[0066]

In contact to the above-described condition, in such a case that no change is made in phases as indicated by a dot line "F0" in the frequency-to-phase characteristic of Fig. 14, since the frequency is high even in the phases near zero degree and 180 degrees where the voltages are low, the output current (voltage) is kept small in correspondence with the current-to-used frequency characteristic shown in Fig. 1. As a result, as indicated by a dot line "V1" in Fig. 15, a sufficiently high voltage cannot

be obtained in the phases near zero degree and 180 degrees.

[0067]

Also, a solid line "F1" of Fig. 14 shows a frequency-to-phase diagram in such a case that an input current "Ri (see Fig. 5)"
5 obtained by transferring an AC current by a CT when a DC power supply is formed is made equal to the reference current "Ref" so as to obtain zero error. Another solid line "F2" indicates a frequency-to-phase diagram in the case that the input current Ri is larger than the reference current Ref, and the switching
10 frequency is increased so as to lower the current within the used range of Fig. 1. A solid line "F3" shows a frequency-to-phase diagram in the case that the input current Ri is smaller than the reference current Ref, and the switching frequency is decreased so as to increase the current within the used range
15 of Fig. 1.

[0068]

In Fig. 15, symbol "Vin" indicates a voltage waveform of a commercial power supply; a dot line "V1" located over this voltage waveform "Vin" represents such a voltage waveform in such a case
20 that a switching operation is performed at a certain constant frequency over all of the phases; and symbol "V0" indicates a waveform of a voltage (secondary voltage of step-up transformer) which has been produced by frequency-modulating the above-described voltage as explained in Fig. 14. Although ratios
25 of these voltages Vin, V1, V0 are largely different from each other, these voltages are indicated on the same diagram for the sake of easy observation. As indicated by the dot line "F0" of

Fig. 14, the secondary voltage of the set-up transformer in the case of the constant frequency which is not modulated corresponds to the dot line "V1", and this voltage waveform is not matched with a non-linear load of a magnetron. To the contrary, as shown in the line diagram "F1" of Fig. 14, since in phases in the vicinity of zero degree and 180 degrees where voltages are low, the switching frequency is decreased, whereas in phases in the vicinity of 90 degrees and 270 degrees, the switching frequency is increased, the output current (voltage) becomes large in the phases near zero degree and 180 degrees where the voltages are low, and conversely, the output current (voltage) is decreased in the phases near 90 degrees and 270 degrees, as represented by symbol "V0" of Fig. 15, a constant voltage may be generated on the secondary side of the step-up transformer even in any phases over the phases defined from zero degree to 180 degrees (180 to 360 degrees). This waveform is matched with the non-linear load of the magnetron. [0069]

It should also be noted that this variable dead time forming circuit 24 may become effective as to the control operation of the dead time DT even in such a case that the switching elements (IGBTs) 6 and 7 shown in Fig. 5 are controlled in a duty ratio control manner. This reason is given as follows: That is, in order to increase/decrease the collector voltages VQ7C and VQ8C in the interconnecting manner for controlling the dead time DT, the center voltage of 6 V may be merely changed. Since this center voltage of 6 V is changed, the ON/OFF ratio of the two transistors Q8 and Q7 may be changed (namely, duty ratio control operation).

In other words, when the duty ratio of the two transistors Q7 and Q8 is equal to 50:50 (since two transistors Q7/Q8 are operated at power supply voltage of 12 V, when two transistors Q7/Q8 are driven at voltage of 6 V), the output voltage becomes the highest voltage. When the two transistors Q7/Q8 are driven at voltages which are lower than, or higher than 6 V, the collector voltages VQ8C and VQ7C of these two transistors Q8 and Q7 are simultaneously increased and decreased in the interconnecting manner, and thus, the ON/OFF ratio of the two transistors Q8/Q7 is changed. As a result, the output voltage is decreased. However, also in this case, since the offset voltages produced in the resistors R8 and R7 are not changed, the constant output voltage may be maintained. As a consequence, as apparent from the foregoing descriptions, this variable dead time forming circuit 24 may become effective so as to vary the dead time also in the case of the duty ratio control operation.

[0070]

As previously explained, in accordance with the present invention, the high frequency heating apparatus is arranged by the DC power supply; the series connection circuit constructed of two semiconductor switching elements (IGBTs) which are connected to the DC power supply; the series connection circuit constituted by the capacitor and the primary winding of the leakage transformer connected to both the terminals of one of the two semiconductor switching elements; another capacitor connected to both the terminal of one semiconductor switching element, or the other semiconductor switching element; the driving means for

driving the respective semiconductor switching elements respectively; the rectifying means connected to the secondary winding of the leakage transformer; and the magnetron connected to the rectifying means. The above-described high frequency heating apparatus is featured by that the variable dead time forming circuit is provided in the driving means, while the variable dead time forming circuit varies such a dead time that the two semiconductor switching elements are simultaneously turned OFF in response to the switching frequency. Concretely speaking, the variable dead time forming circuit increases the dead time in accordance with the increase of the switching frequency; makes the dead time constant, or slightly increases the dead time at the switching frequency lower than, or equal to the predetermined switching frequency; and rapidly increases the dead time at the switching frequency higher than, or equal to the predetermined switching frequency. Also, the variable dead time forming circuit varies either the constant value or the slightly increased value of the dead time, the switching frequency value which constitutes the inflection point, or the rapidly increased value of the dead time, so that such an inverter circuit can be obtained. That is, in this inverter circuit, the heat loss can be hardly produced in the semiconductor switching element, so that the useless energy cannot be consumed, or the noise can be hardly produced. Furthermore, since the dead time DT in the limit frequency is limited, the turning-ON operation under the limited condition of the IGBT can be secured, and thus, the destruction of the IGBT can be prevented.

[0071]

While the present invention has been described in detail,
or with reference to the specific embodiment modes, it is obvious
for the ordinarily-skilled engineers that the present invention
5 may be freely modified and/or changed without departing from the
technical scope and spirit of the present invention. The present
patent application has been made based upon Japanese Patent
Application No. 2004-139994 filed on May 10, 2004, the contents
of which have been incorporated herein as references.

10

INDUSTRIAL APPLICABILITY

[0072]

Since the above-described arrangement is employed, such
an inverter circuit can be obtained in which the heat loss can
15 be hardly produced in the IGBT, and thus, the useless energy is
not consumed, and also, the noise can be hardly generated.